In the circuit shown in figure the maximum output voltage is
a) |
0 |
b) |
5 |
c) |
10 |
d) |
In the circuit shown in figure the maximum output voltage is
a) |
0 |
b) |
5 |
c) |
10 |
d) |
(b)
For the positive half cycle of input the resulting network is shown below